Part Number Hot Search : 
ACT10D BU2722DF CPZRL7 BC171A ATM10 IRFZ4 HY57V DC100
Product Description
Full Text Search
 

To Download 74FCT164245TPVG Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  1 idt74fct164245t fast cmos 16-bit bidirectional 3.3v to 5v translator industrial temperature range september 2009 industrial temperature range the idt logo is a registered trademark of integrated device technology, inc. ? 2009 integrated device technology, inc. dsc-2555/9 features: ? 0.5 micron cmos technology ? bidirectional interface between 3.3v and 5v buses ? control inputs can be driven from either 3.3v or 5v circuits ? esd > 2000v per mil-std-883, method 3015; > 200v using machine model (c = 200pf, r = 0) ?v cc1 = 5v 10%, v cc2 = 2.7v to 3.6v ? high drive outputs (-32ma i oh , 64ma i ol ) on 5v port ? power off disable on both ports permits ?live insertion? ? typical v olp (output ground bounce) < 0.9v at v cc1 = 5v, v cc2 = 3.3v, t a = 25c ? available in ssop and tssop packages functional block diagram idt74fct164245t fast cmos 16-bit bidirectional 3.3v to 5v translator description: the fct164245t 16-bit 3.3v-to-5v translator is built using advanced dual metal cmos technology. this high-speed, low-power transceiver is designed to interface between a 3.3v bus and a 5v bus in a mixed 3.3v/ 5v supply environment. this enables system designers to interface ttl compatible 3.3v components with 5v components. the direction and output enable controls operate these devices as either two independent 8-bit transceivers or one 16-bit transceiver. the a port interfaces with the 3.3v bus; the b port interfaces with the 5v bus. the direction control (xdir) pin controls the direction of data flow. the output enable pin (x oe ) overrides the direction control and disables both ports. these control signals can be driven from either 3.3v or 5v devices. the fct164245t is ideally suited for driving high-capacitance loads and low-impedance backplanes. the output buffers are designed with power off disable capability to allow "hot insertion" of boards when used as backplane drivers. they also allow interface between a mixed supply system and external 5 volt peripherals. 1 dir 1 oe 1 a 1 1 a 2 1 a 3 1 a 4 1 a 5 1 a 6 1 a 7 1 a 8 1 b 1 1 b 2 1 b 3 1 b 4 1 b 5 1 b 6 1 b 7 1 b 8 3.3v port 5v port 2 dir 2 oe 2 a 1 2 a 2 2 a 3 2 a 4 2 a 5 2 a 6 2 a 7 2 a 8 2 b 1 2 b 2 2 b 3 2 b 4 2 b 5 2 b 6 2 b 7 2 b 8 3.3v port 5v port 1 47 48 2 3 5 6 46 44 43 41 40 38 37 8 9 11 12 24 36 35 33 32 30 25 29 27 26 22 23 13 14 16 17 19 20
2 industrial temperature range idt74fct164245t fast cmos 16-bit bidirectional 3.3v to 5v translator pin configuration symbol description max unit v term (2) terminal voltage with respect to gnd ?0.5 to +7 v v term (3) terminal voltage with respect to gnd ?0.5 to vcc 1 +0.5 v t a operating tempera ture ?40 to +85 c t bias temperature under bias ?55 to +125 c t stg storage temperature ?55 to +125 c p t power dissipation 1 w i out dc output current ?60 to +120 ma absolute maximum ratings (1) (1) (1) (1) (1) notes: 1. stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. all devices except vcc 2 . 3. power supply terminal vcc 2 . symbol parameter (1) conditions typ. max. unit c in input capacitance v in = 0v 3.5 6 pf c i/o i/o capacitance v out = 0v 3.5 8 pf capacitance (t a = +25c, f = 1.0mhz) note: 1. this parameter is measured at characterization but not tested. pin description pin names description x oe output enable input (active low) xdir direction control input x a x side a inputs or 3-state outputs (3.3v port) x b x side b inputs or 3-state outputs (5v port) ssop/ tssop top view 1 dir 1 b 1 gnd 1 b 3 v cc1 gnd 2 b 2 gnd v cc1 gnd 1 b 2 1 b 4 1 b 5 1 b 6 1 b 7 1 b 8 2 b 1 2 b 3 2 b 4 2 b 5 2 b 7 2 b 8 2 b 6 2 dir 1 a 1 1 a 2 gnd 1 a 3 1 a 4 v cc2 1 a 5 1 a 6 1 a 7 1 a 8 2 a 1 2 a 2 2 a 3 2 a 4 v cc2 2 a 5 2 a 7 2 a 8 2 a 6 gnd gnd gnd 2 oe 1 oe 39 29 30 31 32 33 34 35 36 37 38 25 26 27 28 48 47 41 42 43 44 45 46 40 1 2 3 4 5 6 7 8 9 10 12 13 14 15 16 17 18 19 20 11 21 22 23 24 function table (1) inputs x oe xdir outputs l l bus b data to bus a l h bus a data to bus b h x high z state note: 1. h = high voltage level l = low voltage level x = don't care z = high-impedance power supply sequencing in the 74fct164245t, the condition of v cc1 (v cc2 ? 0.5v) must be maintained at all times. for the range of v cc1 = (v cc2 ? 0.5v) to v cc1 = (v cc2 + 0.9v), both the a and b ports will remain in a high-impedance state.
3 idt74fct164245t fast cmos 16-bit bidirectional 3.3v to 5v translator industrial temperature range symbol parameter test conditions (1) min. typ. (2) max. unit v ih input high level (input and i/o pins) guaranteed logic high level 2 ? 5.5 v v il input low level (input and i/o pins) guaranteed logic low level ?0.5 ? 0.8 v i ih input high current (input pins) v cc1 = max. v i = 5.5v ? ? 5 input high current (i/o pins) v cc2 = max. v i = v cc2 ?? 15 a i il input low current (input pins) v i = gnd ? ? 5 input low current (i/o pins) v i = gnd ? ? 15 v ik clamp diode voltage v cc2 = min., i in = ?18ma ? ?0.7 ?1.2 v v oh output high voltage v cc1 = v cc2 = min. i oh = ?0.1ma v cc2 ?0.2 ? ? v v in = v ih or v il v cc2 = 3v i oh = ?8ma 2.4 3 ? v in = v ih or v il v ol output low voltage v cc1 = min. i ol = 0.1ma ? ? 0.2 v v cc2 = min. i ol = 16ma ? 0.2 0.4 v in = v ih or v il i ol = 24ma ? 0.3 0.55 v cc = 3v i ol = 24ma ? 0.3 0.5 v in = v ih or v il i off input/output power off leakage v cc1 = 0v, v cc2 = 0v, v in or v o 4.5v ? ? 100 a i os short circuit current (4) v cc1 = max., v cc2 = max., v o = gnd (3) ?70 ?105 ?150 ma i o output drive current v cc1 = max., v cc2 = max., v o = 1.5v (3) ?40 ?60 ?90 ma v h input hysteresis ? ? 150 ? mv i cc2 quiescent power supply current v cc1 = max. ? 0.35 2 ma i cc2h v cc2 = max. i cc2z v in = gnd or v cc2 dc electrical characteristics over operating range (a port, 3.3v) following conditions apply unless otherwise specified: v cc1 = 5v 10%, v cc2 = 2.7v to 3.6v, industrial: t a = ?40c to +85c notes: 1. for conditions shown as min. or max., use appropriate value specified under electrical characteristics for the applicable dev ice type. 2. typical values are at v cc1 = 5v, v cc2 = 3.3v, +25c ambient. 3. not more than one output should be shorted at one time. duration of the test should not exceed one second. 4. this parameter is guaranteed but not tested.
4 industrial temperature range idt74fct164245t fast cmos 16-bit bidirectional 3.3v to 5v translator symbol parameter test conditions (1) min. typ. (2) max. unit v ih input high level (input and i/o pins) guaranteed logic high level 2 ? 5.5 v v il input low level (input and i/o pins) guaranteed logic low level ?0.5 ? 0.8 v i ih input high current (input pins) v cc1 = max. v i = v cc1 ?? 5 input high current (i/o pins) v cc2 = max. ? ? 15 a i il input low current (input pins) v i = gnd ? ? 5 input low current (i/o pins) ? ? 15 v ik clamp diode voltage v cc1 = min., i in = ?18ma ? ?0.7 ?1.2 v v oh output high voltage v cc1 = min. i oh = ?3ma 2.5 3.5 ? v v cc2 = min. i oh = ?15ma 2.4 3.5 ? v in = v ih or v il i oh = ?32ma (5) 23? v ol output low voltage v cc1 = min. i ol = 64ma ? 0.2 0.55 v v cc2 = min. v in = v ih or v il i off input/output power off leakage v cc1 = 0v, v cc2 = 0v, v in or v o 4.5v ? ? 100 a i os short circuit current (4) v cc1 = max., v cc2 = max., v o = gnd (3) ?80 ?140 ?225 ma i o output drive current v cc1 = max., v cc2 = max., v o = 2.5v (3) ?50 ?75 ?180 ma v h input hysteresis ? ? 150 ? mv i cc2 quiescent power supply current v cc1 = max. ? 0.08 1.5 ma i cc2h v cc2 = max. i cc2z v in = gnd or v cc2 dc electrical characteristics over operating range (b port, 5v) following conditions apply unless otherwise specified: v cc1 = 5v 10%, v cc2 = 2.7v to 3.6v, industrial: t a = ?40c to +85c notes: 1. for conditions shown as min. or max., use appropriate value specified under electrical characteristics for the applicable dev ice type. 2. typical values are at v cc1 = 5v, v cc2 = 3.3v, +25c ambient. 3. not more than one output should be shorted at one time. duration of the test should not exceed one second. 4. this parameter is guaranteed but not tested. 5. duration of the condition cannot exceed one second.
5 idt74fct164245t fast cmos 16-bit bidirectional 3.3v to 5v translator industrial temperature range symbol parameter test conditions (1) min. typ. (2) max. unit i cc quiescent power supply current v cc1 = max., v cc2 = max. ? 12 30 a ttl inputs high v in = v cc2 - 0.6v (3) i ccd dynamic power supply v cc1 = max., v cc2 = max. v in = v cc2 ? 75 120 a / current (4) outputs open v in = gnd mhz x oe = xdir = gnd one input togging 50% duty cycle i c total power supply current (6) v cc1 = max., v cc2 = max. v in = v cc2 - 0.6v ? 1.2 4.7 ma outputs open v in = gnd f i = 10mhz 50% duty cycle x oe = xdir = gnd one bit toggling v cc1 = max., v cc2 = max. v in = v cc2 - 0.6v ? 3.5 8.5 (5) outputs open v in = gnd f i = 2.5mhz 50% duty cycle x oe = xdir = gnd sixteen bits toggling power supply characteristics notes: 1. for conditions shown as min. or max., use appropriate value specified under electrical characteristics for the applicable dev ice type. 2. typical values are at v cc1 = 5v, v cc2 = 3.3v, +25c ambient. 3. per ttl driven input. all other inputs at v cc or gnd. 4. this parameter is not directly testable, but is derived for use in total power supply calculations. 5. values for these conditions are examples of the i cc formula. these limits are guaranteed but not tested. 6. i c = i quiescent + i inputs + i dynamic i c = i cc1 + i cc2 + i cc d h n t + i ccd (f cp n cp /2 + fini) i cc1 = quiescent current (i cc1l , i cc1h and i cc1z ) i cc2 = quiescent current (i cc2l , i cc2h and i cc2z ) i cc = power supply current for a ttl high input d h = duty cycle for ttl inputs high n t = number of ttl inputs at d h i ccd = dynamic current caused by an input transition pair (hlh or lhl) f cp = clock frequency for register devices (zero for non-register devices) n cp = number of clock inputs at f cp fi = input frequency ni = number of inputs at fi
6 industrial temperature range idt74fct164245t fast cmos 16-bit bidirectional 3.3v to 5v translator symbol parameter condition (1) min. (2) max. unit t plh propagation delay c l = 50pf 1.5 5 ns t phl a to b r l = 500 t plh propagation delay 1.5 5 ns t phl b to a t pzh output enable time 1.5 6.5 ns t pzl x oe to b t phz output disable time 1.5 6 ns t plz x oe to b t pzh output enable time 1.5 6.5 ns t pzl x oe to a t phz output disable time 1.5 6 ns t plz x oe to a t pzh output enable time 1.5 6.5 ns t pzl xdir to b (3) t phz output disable time 1.5 6 ns t plz xdir to b (3) t pzh output enable time 1.5 6.5 ns t pzl xdir to a (3) t phz output disable time 1.5 6 ns t plz xdir to a (3) switching characteristics over operating range (1) notes: 1. see test circuit and waveforms. 2. minimum limits are guaranteed but not tested on propagation delays. 3. this parameter is guaranteed but not tested.
7 idt74fct164245t fast cmos 16-bit bidirectional 3.3v to 5v translator industrial temperature range pulse generator r t d.u.t. v cc v in c l v out 50pf 500 500 6v open gnd 3v 1.5v 0v 3v 1.5v 0v 3v 1.5v 0v 3v 1.5v 0v data input timing input asynchronous control preset clear etc. synchronous control t su t h t rem t su t h preset clear clock enable etc. high-low-high pulse low-high-low pulse t w 1.5v 1.5v control input 3v 1.5v 0v 3v 0v output normally low output normally high switch 6v switch gnd v ol 0.3v 0.3v t plz t pzl t pzh t phz 3v 0v 1.5v 1.5v enable disable v oh same phase input transition 3v 1.5v 0v 1.5v v oh t plh output opposite phase input transition 3v 1.5v 0v t plh t phl t phl v ol test circuits and waveforms propagation delay test circuits for all outputs enable and disable times set-up, hold, and release times pulse width test switch open drain disable low 6v enable low disable high gnd enable high all other tests open switch position definitions: c l = load capacitance: includes jig and probe capacitance. r t = termination resistance: should be equal to z out of the pulse generator. notes: 1. diagram shown for input control enable-low and input control disable-high. 2. pulse generator for all pulses: rate 1.0mhz; t f 2.5ns; t r 2.5ns.
8 industrial temperature range idt74fct164245t fast cmos 16-bit bidirectional 3.3v to 5v translator ordering information xx temp. range fct xx family xxxx device type x package pvg pag 245t shrink small outline package - green thin shrink small outline package - green 16-bit bidirectional 3.3 volt to 5 volt translator 74  40  c to +85  c 164 double-density corporate headquarters for sales: for tech support: 6024 silver creek valley road 800-345-7015 or 408-284-8200 logichelp@idt.com san jose, ca 95138 fax: 408-284-2775 www.idt.com datasheet document history 09/28/09 pg. 8 updated the ordering information by removing the "idt" notation and non rohs part.


▲Up To Search▲   

 
Price & Availability of 74FCT164245TPVG

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X